ECE 520 – Digital ASIC Design Project

Hardware Accelerator for Bellman-Ford Algorithm

By -

Parth Bhogate

200108628

Implementation of a Hardware Accelerator for Bellman-Ford Algorithm

\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_

Name: Parth Bhogate

NCSU ID: 200108628

**Abstract**

**Introduction**